





Figure 1 is a block diagram of a network architecture. It consists of three main sections: a left 'HSS SERVICE SHELF' (12), a central 'CORE' (10), and a right 'HSS SERVICE SHELF' (30).
 The left 'HSS SERVICE SHELF' (12) contains a PHY block (22), a CC block (24), two SC ATM-L2 blocks (24), and two CORE INTERFACE blocks (14).
 The central 'CORE' (10) contains two cores, CORE 0 and CORE 1. Each core has two QPORT blocks and a FABRIC block. CORE 0 is connected to the left shelf, and CORE 1 is connected to the right shelf.
 The right 'HSS SERVICE SHELF' (30) contains two CORE INTERFACE blocks, two SC ATM-L2 blocks, a CC block, and two PHY blocks.
 Connections are shown between the shelves and the core. The left shelf connects to CORE 0, and the right shelf connects to CORE 1.









14

Fig 3




Fig 5




Fig 7




Figure 8 End to End Test Cell Flow, ARB<->ARB

LTC Generator Table

x.y (10 bits) Index (1K)	Enable TX for flow								Pointer to next flow (10bits)
	Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0	
0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	
...	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	
1048	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	

LTC Generator Field Definitions

Field	Definition
Z7-Z0	Enable test cell generation for the particular Z flow. 1 = Send LTC on flow 0 = Do not set LTC on flow
Ptr	Point to next location or next flow in this table that contains test cell information to send.

Fig 9

LTC Receiver Table

x.y (10 bits) Index (1K)	Enable Check [7:0]	Enable Check [7:0]	Cell Rcvd [7:0]	Cell Rcvd [7:0]	Fault [7:0]	Fault [7:0]	Count [9:0]	Count [9:0]	Error Cnt [3:0]	Error Cnt [3:0]
	Core 0	Core 1	Core 0	Core 1	Core 0	Core 1	Core 0	Core 1	Core 0	Core 1
0	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxxxx	xxxxxxxxx	xxxx	xxxx
...	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxxxx	xxxxxxxxx	xxxx	xxxx
1023	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxx	xxxxxxxxx	xxxxxxxxx	xxxx	xxxx

LTC Receiver Field Definitions:

Field	Definition
Enable Check	Enable test cell verification for that x.y.z.
Cell Rcvd	Set when a cell comes in on a flow. Cleared by table checker.
Fault	Set when a link is declared faulted, reset when a link is declared good.
Count	Start counting up when the table has been scanned and enable is set for a flow but a LTC has not been received on that flow. When the programmable threshold that indicates when to flag a flow as bad is reached, and interrupt will be generated to the processor interface. Any Z can be 'bad' for the count to increment for the x.y. When there are no errors after an error condition, this will start to count the number of good check cycles for a flow. After the programmable threshold that indicates when a flow is considered good is reached the flow is declared good and the processor is notified via an interrupt if enabled.
Error Cnt	Count of test cells with fixed payload errors.

Fig 10